



## 64K X 8 OTP CMOS EPROM

# **Document Title**

### 64K X 8 OTP CMOS EPROM

### **Revision History**

Rev. No.	<u>History</u>	Issue Date	<u>Remark</u>
0.0	Initial issue	March 24, 2000	Preliminary
0.1	Change Program Verify VCC to 6.25V	March 14, 2001	
1.0	Final spec release	December 17, 2001	



### 64K X 8 OTP CMOS EPROM

#### **Features**

65,536 X 8 bit organization
Programming voltage: 12.75V
Access time: 55/70/90 ns (max.)

■ Current: Operating: 30mA (max.) at 5MHz

Standby: 100µA (max.)

#### **General Description**


The A276308A chip is a high-performance 524,288 bit one-time programmable read only memory (OTP EPROM) organized as 64K by 8 bits. The A276308A requires only 5V power supply in normal read mode


operation and any input signals are TTL levels. The A276308A is available in industry standard 28 pin dual-inline and 32 lead PLCC packages.

■ All inputs and outputs are directly TTL-compatible

■ Available in 28-pin DIP and 32-PLCC packages

#### **Pin Configurations**





1



### **Pin Configurations**

Pin Name	Function
A0-A15	Address Inputs
I/O7-I/O0	Data Inputs / Outputs
CE	Chip Enable
OE / VPP	Output Enable / Program Power Supply
VCC	Power Supply
GND	Ground
NC	No Internal Connection

### **Operating Modes and Truth Table**

Mode	CE	OE / VPP	Α0	A1	A9	vcc	I/O7-I/O0
Read	VIL	VIL	Х	Х	Х	VCC	Data Out
Output Disable	VIL	Vih	Х	Х	Х	VCC	Hi-Z
Standby	Viн	Х	Х	Х	Х	VCC	Hi-Z
Program	VIL	12.75V	Х	Х	Х	6.25V	Data In
Program Verify	VIL	VIL	Х	Х	Х	6.25V	Data Out
Program Inhibit	Vih	12.75V	Х	Х	Х	6.25V	Hi-Z
Manufacturer Code <sup>(3)</sup>	VIL	VIL	VIL	VIL	Vid	VCC	37H
Device Code <sup>(3)</sup>	VIL	VIL	Vін	VIL	Vid	VCC	2CH
Continuation Code <sup>(3)</sup>	VIL	VIL	VIL	Vih	Vid	VCC	7FH

#### Notes:

- 1. X = Either Vih or Vil.
- 2.  $V_{ID} = 12V \pm 0.5V$ .
- 3. A2  $\sim$  A8 = A10  $\sim$  A15 = V<sub>IL</sub> (For auto identification)



#### **Functional Description**

#### Read Mode

The A276308A has two control functions, both of which must be logically active in order to obtain data at the outputs.  $\overline{CE}$  is the power control and should be used for device selection.  $\overline{OE}$  is the output control and should be used to data to the output pins, which is independent of device selection. Assuming that addresses are stable, address access time (taa) is equal to the delay from  $\overline{CE}$  to output (tce). Data is available at the output after a delay (toe) from the falling edge of  $\overline{OE}$ , as long as  $\overline{CE}$  has been low and the addresses have been stable for at least taa - toe.

#### Standby Mode

The A276308A has a standby mode which reduces the active current from 30mA to 100 $\mu A.$  The A276308A is placed in the standby mode by applying a CMOS high signal to  $\overline{CE}$ . When in the standby mode, the output are in a high impedance state, independent of the  $\overline{OE}$ .

#### Absolute Maximum Ratings\*

Ambient Operating Temperature (T <sub>A</sub> )10°C to +85°C
Storage Temperature Plastic Package (T <sub>STG</sub> )
55°C to 125°C
Applied Input Voltage (Vi):
All Pins Except A9, VPP and VCC
0.6V to VCC + 0.6V
A9, VPP0.6V to 13.5V
VCC0.6V to 7.0V
Output Voltage (Vo)0.6V to 7.0V (Note 1)

#### **Auto Identify Mode**

The auto identify mode allows the reading out of a binary code from a EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm.

To activate the mode, the programming equipment must apply  $12.0V\pm0.5V$  on address line A9 of the A276308A. Three identification code can be read from data output pin by toggling A0 and A1. The other addresses must be held at  $V_{\rm LL}$  during this mode. Byte 0 (with A0 at  $V_{\rm LL}$ , A1 at  $V_{\rm LL}$ ) represents the manufacturer code which is 37H. Byte 1 and Byte 2 represent the device code and continuation code, which is 2CH and 7FH respectively. All identifiers for these codes will possess odd parity, with MSB (IO7) defined the parity bit.

#### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

#### Notes:

- 1. During voltage transitions, the input may undershoot GND to -2.0V for periods less than 20 ns. Maximum DC voltage on input and I/O may overshoot to VCC + 2.0V for periods less than 20 ns.
- 2. When transitions, A9 and VPP may undershoot GND to -2.0V for periods less than 20 ns. Maximum DC input voltage on A9 and VPP is +13.5V which may overshoot to 14.0V for period less than 20 ns.



### **Read Mode DC Electrical Characteristics** (Ta = $0^{\circ}$ C to $70^{\circ}$ C, VCC = 5V $\pm$ 10%, VPP = VCC)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Voн	Output High Voltage	2.4		V	Іон = -400μΑ
Vol	Output Low Voltage		0.4	V	loL = 2.1mA
Vih	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.5	0.8	V	
lu	Input Leakage Current	-1	+1	μΑ	VCC = max. Vin = 0V to VCC
lLo	Output Leakage Current	-1	+1	μΑ	VCC = max. Vout = 0V to VCC
lcc	VCC Read Operating Current		30	mA	VCC = max.  CE = V <sub>IL</sub> , OE = V <sub>IL</sub> lout = 0mA, at 5MHz
lsв	VCC Standby Current (TTL)		1	mA	VCC = max. $\overline{\text{CE}}$ = VIн
İsB1	VCC Standby Current (CMOS)		100	μΑ	$\frac{\text{VCC} = \text{max.}}{\text{CE}} = \text{VCC} - 0.2\text{V}$
Ірр	VPP Current During Read		10	μА	$\overline{CE} = \overline{OE} = VIL,$ VPP = VCC
lıb	A9 Auto Select Current		100	μΑ	A9 = VID, VCC = max.

### **Capacitance** (T<sub>A</sub> = $25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin	Input Capacitance		8	pF	Vin = 0V
Cout	Output Capacitance		8	pF	Vout = 0V


<sup>\*</sup> These parameters are sampled and not 100% tested.



### **Read Mode AC Characteristics** (Ta = $0^{\circ}$ C to $70^{\circ}$ C, VCC = 5V $\pm$ 10%, VPP = VCC)

Symbol	Parameter	55ns		70ns		90ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tcyc	Cycle Time	55		70		90		ns
taa	Address Access Time		55		70		90	ns
tce	Chip Enable Access Time		55		70		90	ns
toE	Output Enable Access Time		30		35		40	ns
toн	Output Hold after Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ , whichever Occurred First	0		0		0		ns
tHZ	Output High Z Delay		20		20		25	ns

### **Read Mode Switching Waveforms**






#### **AC Measurement Conditions**

for 55 ns ① Input Rise and Fall Times ≤ 10 ns

② Input Pulse Voltage: 0V to 3Volt


3 Input and Output Timing Ref. Voltage: 1.5Volt




for 70/90 ns ① Input Rise and Fall Times ≤ 10 ns

② Input Pulse Voltage: 0.4V to 2.4Volt

3 Input and Output Timing Ref. Voltage: 0.8V to 2.0Volt



### **AC Testing Load Circuit**





#### **Programming and Program Verify**

The programming flowchart is shown in Page 10.

The A276308A is shipped with all bits being set to "1". Programming causes relevant bits to be changed to "0". The programming mode is started by setting VCC to 6.25V,  $\overline{\text{OE}}$  /VPP to +12.75V and  $\overline{\text{CE}}$  is at V<sub>IL</sub>. Data to be programmed can be directly input in the 8 bit format through the data bus.

The write programming algorithm reduces programming time by using 100µs pulse followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not pass the verification,

an additional pulse programming is applied for a maximum of 25 pulses. On completion of 1 byte programming and, The verified address is incremented. After the final address is completed, all bytes are verified again with VCC = 5.0 Volt.

#### **Program Inhibit**

This mode is used to program one of multiple A276308A whose VCC, address bus and data bus are connected in parallel. When programming is performed, other A276308A can be inhibited from being programmed by setting their  $\overline{\text{CE}}$  pins to Vih and  $\overline{\text{OE}}$  /VPP pins to +12.75V.

### **Programming Mode DC Characteristics** (Ta = $0^{\circ}$ C to $70^{\circ}$ C, VCC = 6.25V $\pm 0.25$ V, VPP = 12.75V $\pm 0.25$ V)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
Voн	Output High Voltage	2.4		V	Іон = -400μΑ
Vol	Output Low Voltage		0.4	V	loL = 2.1mA
Vih	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.5	0.8	V	
lu	Input Leakage Current	-1	+1	μΑ	VCC = max. Vin = 0V to VCC
lcc	VCC Current During Program		50	mA	
Ірр	VPP Current During Program		50	mA	CE = VIL
Vid	A9 Auto Select Voltage	11.5	12.5	V	A9 = Vid
VCC1	Programming Supply Voltage	6.0	6.5	V	
VPP1	Programming Voltage	12.5	13	V	

Note: VCC must be applied simultaneously or before VPP and removed simultaneously or after VPP.




### **Programming Mode AC Characteristics** (Ta = $0^{\circ}$ C to $70^{\circ}$ C, VCC= 6.25V $\pm$ 0.25V, VPP = 12.75V $\pm$ 0.25V)

Symbol	Parameter	Min.	Max.	Unit
tas	Address Valid to Program Low	2		μs
tos	Input Valid to Program Low	2		μs
tvps	VPP Set up Time	2		μs
tvcs	VCC Set up Time	2		μs
tew	Program Pulse Width	95	105	μs
tрн	Data Hold Time	2		μs
tvr	OE / VPP Recovery Time	2		μs
tov	Data Valid from CE		100	ns
tdfp	Chip Enable to Output Float Delay		130	ns
tан	Address Hold Time	0		ns




### **Programming and Verify Mode AC Waveforms**





### **Programming Flowchart**





### **Ordering Information**


Part No.	Access Time (ns)	Operating Current Max. (mA) at 5MHz	Standby Current Max. (μΑ)	Package
A276308A-55	55	30	100	28Pin DIP
A276308AL-55	55	30	100	32Pin PLCC
A276308A-70	70	30	100	28Pin DIP
A276308AL-70	70	30	100	32Pin PLCC
A276308A-90	90	30	100	28Pin DIP
A276308AL-90	90	30	100	32Pin PLCC



### **Package Information**

### P-DIP 28L Outline Dimensions

unit: inches/mm



Symbol	Dimen	sions in	inches	Dimensions in mm			
Cy	Min	Nom	Max	Min	Nom	Max	
Α	-	-	0.210	-	-	5.33	
A1	0.010	ı	-	0.25	-	-	
A2	0.150	0.155	0.160	3.81	3.94	4.06	
В	0.016	0.018	0.022	0.41	0.46	0.56	
B1	0.058	0.060	0.064	1.47	1.52	1.63	
С	0.008	0.010	0.014	0.20	0.25	0.36	
D	-	1.460	1.470	-	37.08	37.34	
Е	0.590	0.600	0.610	14.99	15.24	15.49	
E1	0.540	0.545	0.550	13.72	13.84	13.97	
Lel	0.090	0.100	0.110	2.29	2.54	2.79	
L	0.120	0.130	0.140	3.05	3.30	3.56	
α	0°	-	15°	0°	-	15°	
еа	0.630	0.650	0.670	16.00	16.51	17.02	
S	-	-	0.090	-	-	2.29	

#### Notes:


- 1. The maximum value of dimension D includes end flash.
- 2. Dimension E<sub>1</sub> does not include resin fins.
- 3. Dimension S includes end flash.





### **Package Information**

### **PLCC 32L Outline Dimension**

unit: inches/mm







Symbol	Dimen	sions in	inches	Dimensions in mm		
Cymber	Min	Nom	Max	Min	Nom	Max
Α	-	-	0.134	-	-	3.40
A1	0.0185	i	-	0.47	ı	-
A2	0.105	0.110	0.115	2.67	2.80	2.93
b <sub>1</sub>	0.026	0.028	0.032	0.66	0.71	0.81
b	0.016	0.018	0.021	0.41	0.46	0.54
С	0.008	0.010	0.014	0.20	0.254	0.35
D	0.547	0.550	0.553	13.89	13.97	14.05
E	0.447	0.450	0.453	11.35	11.43	11.51
е	0.044	0.050	0.056	1.12	1.27	1.42
GD	0.490	0.510	0.530	12.45	12.95	13.46
GE	0.390	0.410	0.430	9.91	10.41	10.92
Hp	0.585	0.590	0.595	14.86	14.99	15.11
HE	0.485	0.490	0.495	12.32	12.45	12.57
L	0.075	0.090	0.095	1.91	2.29	2.41
у	-	-	0.003	-	-	0.075
θ	0°	-	10°	0°	-	10°

- Dimensions D and E do not include resin fins.
   Dimensions G<sub>D</sub> & G<sub>E</sub> are for PC Board surface mount pad pitch design reference only.