

# μPD82C43 CMOS INPUT/OUTPUT EXPANDER FOR μPD8048/C48 FAMILY

#### **Description**

The  $\mu PD82C43$  input/output expander is directly compatible with the  $\mu PD8048/C48$  family of single-chip microcomputers. Using CMOS technology, the  $\mu PD82C43$  provides high drive capabilities while requiring only a single +5 V supply voltage.

The  $\mu$ PD82C43 interfaces to the  $\mu$ PD8048/C48 family through a 4-bit I/O port and offers four 4-bit bidirectional static I/O ports. The ease of expansion allows for multiple  $\mu$ PD82C43s to be added using the bus port.

The bidirectional I/O ports of the  $\mu$ PD82C43 act as an extension of the I/O capabilities of the  $\mu$ PD8048/C48 microcomputer family. They are accessible with their own ANL, MOV, and ORL instructions.

#### **Features**


□ Four 4-bit I/O ports
 □ High output drive
 □ Logical AND and OR directly to ports
 □ Compatible with industry standard 8243
 □ Direct extension of resident μPD8048/C48 I/O ports
 □ Fully compatible with μPD8048/C48 microcomputer family
 □ CMOS technology

#### **Ordering Information**

☐ Single +5 V supply

Part Number	Package Type
μPD82C43C	24-pin plastic DIP
μPD82C43CX	24-pin plastic skinny DIP

#### **Pin Configuration**



#### **Pin Identification**

No.	Symbol	Function			
1, 23–21	P5 <sub>0</sub> -P5 <sub>3</sub>	4-bit 1 / 0 port 5			
2-5	P4 <sub>0</sub> -P4 <sub>3</sub>	4-bit   / 0 port 4			
6	<del>CS</del>	Chip select input			
7	PROG	Clock input			
8-11	P2 <sub>3</sub> -P2 <sub>0</sub>	4-bit I / O CPU interface port 2			
12	GND	Ground			
13-16	P7 <sub>0</sub> -P7 <sub>3</sub>	4-bit 1 / 0 port 7			
17-20	P63-P60	4-bit 1/0 port 6			
24	V <sub>DD</sub>	+5 V power supply			

#### **Pin Functions**

#### P20-P23 (Port 2)

A 4-bit bidirectional port which contains the I/O port address and instruction code on a high to low transition of PROG. During a low to high transition of PROG, port 2 contains either the data for a selected output port if a write operation, or the data from a selected output port (before a low to high transition) if a read operation. Data on port 2 may be directly written, read, ANDed or ORed with previous data.

#### P40-P43 (Port 4)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).

#### P50-P53 (Port 5)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).



#### P60-P63 (Port 6)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).

### P70-P73 (Port 7)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).

#### CS (Chip Select)

A chip select input. A high on  $\overline{\text{CS}}$  inhibits any change of output or internal status.

#### **PROG (Clock Input)**

A high to low transition on PROG indicates that the opcode and the addressed port information are available on port 2. A low to high transition indicates that data is available on port 2.


#### Ground

Ground.

#### **VDD** (Power Supply)

+5 V power supply input.







#### **Absolute Maximum Ratings**

 $T_A = 25$  °C

Power supply voltage, V <sub>DD</sub>	-0.5 V to +7 V(1)
Input voltage, V <sub>I</sub>	<u>``</u>
	$-0.3 \text{ V to V}_{DD} +0.3 \text{ V}$
Output voltage, V <sub>0</sub>	-0.3 V to V <sub>DD</sub> +0.3 V
Operating temperature, T <sub>OPT</sub>	-40°C to +85°C
Storage temperature, T <sub>STG</sub>	-65°C to +150°C
Power dissipation, PD	1.0 W

#### Note:

(1) With respect to ground.

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

 $T_A = -40$  °C to +85 °C;  $V_{DD} = +5$  V ± 10%

Parameter		Limits				Test
	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage high	VIH	V <sub>DD</sub> - 2.	0	V <sub>DD</sub>	V	
Input voltage low	V <sub>IL</sub>	-0.3		+0.8	٧	
Output voltage high (port 4-7)	V <sub>OH1</sub>	V <sub>DD</sub> - 0.	5		٧	$I_{OH} = -240 \mu A$
Output voltage high (port 2)	V <sub>0H2</sub>	V <sub>DD</sub> -0.5	5		٧	$I_{OH} = -100 \mu\text{A}$
Output voltage low (port 4–7)	V <sub>OL1</sub>		-	+0.45	٧	I <sub>OL</sub> = 5 mA, (Note 1)
Output voltage low (port 7)	V <sub>OL2</sub>			+1	٧	$I_{0L} = +20 \text{mA}$
Output voltage low (port 2)	V <sub>OL3</sub>			+0.45	٧	$i_{OL} = 0.6  \text{mA}$
Sum of all I <sub>OL</sub> from 16 outputs	I <sub>OL</sub>			80	mA	5 mA each pin
nput leakage current (port 1-7)	l <sub>IL1</sub>	-		±1	μΑ	$V_{IN} = V_{DD}$ to 0 V
nput leakage current (port 2, CS, PROG)	l <sub>IL2</sub>			±1	μΑ	$V_{IN} = V_{DD}$ to 0 V
/ <sub>DD</sub> supply current	I <sub>DD1</sub>	V.	100	300	μΑ	
Power down supply current	I <sub>DD2</sub>		1	10	μΑ	

# DC Characteristics (cont) $T_A = -40$ °C to +85 °C; $V_{DD} = +2.5$ V to +6 V

Parameter		Limits				Test
	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage high	V <sub>IH</sub>	0.7 V <sub>DD</sub>		V <sub>DD</sub>	٧	
Input voltage low	V <sub>IL</sub>	-0.3		+0.18 V	DD V	
Output voltage high (port 4-7)	V <sub>OH1</sub>	0.75 V <sub>DD</sub>			V	$I_{OH} = -120 \mu A$
Output voltage high (port 2)	V <sub>0H2</sub>	0.75 V <sub>DD</sub>			٧	$I_{OH} = -50 \mu\text{A}$
Output voltage low (port 4-7)	V <sub>OL1</sub>		_	+0.45	٧	$I_{0L} = +2.5 \text{mA}$
Output voltage low (port 7)	V <sub>OL2</sub>		-	+1	٧	$I_{0L} = +7 \text{mA}$
Output voltage low (port 2)	V <sub>0L3</sub>		,	+0.45	٧	$I_{OL} = +0.3 \text{mA}$
Output current low (port 4-7)	loL	,,		40	mA	+2.5 mA each pin
Input leakage current (port 4-7)	I <sub>IL1</sub>			±1	μΑ	$V_{IN} = V_{DD}$ to 0 V
Input leakage current (port 2, CS, PROG)	l <sub>lL2</sub>			±1	μΑ	$V_{IN} = V_{DD}$ to 0 V
DD supply	I <sub>DD1</sub>		100	300	μΑ	Operation mode, (Note 1)
Power down supply current	I <sub>DD2</sub>	,	1	10	μА	Standby mode
1-4						

<sup>(1)</sup> Refer to graph of additional sink current drive.

<sup>(1)</sup>  $I_{OH} = 0 \mu A$ , PROG pulse cycle =  $5 \mu s$  min.




#### **AC Characteristics**

 $T_A = -40$ °C to +85°C,  $V_{DD} = +5 \text{ V} \pm 10\%$ 

	Limits					Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Code valid before PROG	t <sub>A</sub>	100			ns	80 pF load
Code valid after PROG	t <sub>B</sub>	0			ns	20 pF load
Data valid before PROG	t <sub>C</sub>	200			ns	80 pF load
Data valid after PROG	t <sub>D</sub>	20			ns	20 pF load
Port 2 floating after PROG	t <sub>H</sub>	0		150	ns	20 pF load
PROG negative pulse width	t <sub>K</sub>	700			ns	
Ports 4-7 valid after PROG	t <sub>P0</sub>			700	пs	100 pF load
Ports 4-7 valid before / after PROG	t <sub>IP</sub>	100			ns	
Port 2 valid after PROG	t <sub>ACC</sub>	90		650	ns	80 pF load
CS valid before / after PROG	t <sub>CS</sub>	50			ns	

## **Timing Waveform**



#### **AC Characteristics**

 $T_A = -40$  °C to +85 °C,  $V_{DD} = +2.5$  V to +6 V

	Limits					Test	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Command input setup time to PROG ↓	t <sub>A</sub>	300			ns	Port 2 (control, port, address); 80 pF load	
Command input setup time after PROG ↓	t <sub>B</sub>	0			ns	Port 2 (control, port, address); 20 pF load	
Data input setup time to PROG 1	t <sub>C</sub>	600			ns	Port 2 (write mode); 80 pF load	
Data input hold time after PROG ↑	t <sub>D</sub>	80			ns	Port 2 (write mode); 20 pF load	
Data float delay time from PROG ↑	t <sub>H</sub>	0		400	ns	Port 2 (read mode); 20 pF load	
PROG pulse width	t <sub>K</sub>	2			μS		
CS input setup time to PROG ↓ CS input hold time after PROG ↑	tcs	200			ns		
Data output delay time from PROG ↑	t <sub>PO</sub>			2	ns	Port 4–7; 100 pF load	
Data input setup time to PROG ↓ Data input hold time after PROG ↑	t <sub>IP</sub>	100			ns	Port 4–7	
Data output delay time from PROG ↓	tacc			3.5	μS	Port 2; 80 pF load	



Figure 1. Current Sinking Capability (Note 1)





Figure 2.  $t_{ACC}$  (Min)/ $\mu$ PD82C43 vs  $t_{PC}$  (Max)/ $\mu$ PD80C48,  $\mu$ PD80C49



#### **Functional Description**

The I/O capabilities of the  $\mu$ PD8048/C48 family can be enhanced in four I/O port increments of 4 bits each using one or more  $\mu$ PD82C43s. These additional I/O lines are addressed as ports 4–7. The following lists the operations which can be performed on ports 4–7.

- · Logical AND accumulator to port
- Logical OR accumulator to port
- Transfer port to accumulator
- Transfer accumulator to port

Port 2 (P20-P23) forms the 4-bit bus through which the  $\mu$ PD82C43 communicates with the host processor. The PROG output from the  $\mu$ PD8048/C48 family provides the necessary timing to the  $\mu$ PD82C43. There are two 4-bit nibbles involved in each data transfer. The first nibble contains the opcode and port address followed by the second nibble containing the 4-bit data. Multiple  $\mu$ PD82C43s can be used for additional I/O. The output lines from the  $\mu$ PD8048/C48 family can be used to form the chip selects for additional  $\mu$ PD82C43s.

#### Power On Initialization

Applying power to the  $\mu$ PD82C43 sets ports 4–7 to the high impedance mode and port 2 to the input mode. The state of the PROG pin at power on may be either high or low. The PROG pin must make a high to low transition in order to exit from the power on mode. The power on sequence is initiated any time V<sub>DD</sub> drops below 1V. Table 1 following shows how the first 4-bit nibble of a data transfer instruction is decoded.

Table 1. Port 2 Instruction Decoding

P2 <sub>2</sub>	Instruction Code	P2 <sub>1</sub>	P2 <sub>0</sub>	Address Code
0	Read	0	0	Port 4
1	Write	0	1	Port 5
0	ORLD	1	0	Port 6
1	ANLD	1	1	Port 7
	0 1 0 1	0 Read 1 Write 0 ORLD	0 Read 0 1 Write 0 0 ORLD 1	0 Read 0 0 1 Write 0 1 0 ORLD 1 0

For example, a 0010 appearing on  $P2_3-P2_0$ , respectively, would result in a read of port 6.

#### Read Mode

There is one read mode in the  $\mu$ PD82C43. A falling edge on the PROG pin latches the op code and port address from input port 2. The port address and read operation are then decoded, causing the appropriate outputs to be high impedance and the input buffers switched on. The rising edge of PROG terminates the read operation. The port (4, 5, 6, or 7) that was selected by the port address (P2<sub>1</sub>-P2<sub>0</sub>) is returned to the high impedance mode, and port 2 is switched to the input mode.



Generally, in the read mode a port will be an input and in the write mode it will be an output. If during program operation the  $\mu$ PD82C43's modes are changed, the first read pulse immediately following a write should be ignored. The subsequent read signals are valid. Reading a port will then force that port to a high impedance state.

#### **Write Modes**

There are three write modes in the  $\mu$ PD82C43. The MOVD P<sub>p</sub>, A instruction from the  $\mu$ PD8048/C48 family writes the new data directly to the specified port (4, 5, 6,

or 7). The old data previously latched at that port is lost. The ORLD  $P_p$ , A instruction performs a logical OR between the new data and the data currently latched at the selected port. The result is then latched at that port. The final write mode uses the ANLD  $P_p$ , A instruction. It performs a logical AND between the new data and the data currently latched at the specified port. The result is latched at that port.

The data remains latched at the selected port following the logical manipulation until new data is written to that port.